{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:57:14Z","timestamp":1729663034100,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810299","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"230-235","source":"Crossref","is-referenced-by-count":2,"title":["Side channel aware leakage management in nanoscale Cryptosystem-on-Chip (CoC)"],"prefix":"10.1109","author":[{"given":"Amir Khatib","family":"Zadeh","sequence":"first","affiliation":[]},{"given":"Catherine","family":"Gebotys","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"International SEMATECH","year":"0","key":"19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72354-7_3"},{"key":"17","first-page":"550","article-title":"a design methodology for secure ics using dynamic current mode logic","author":"mace?","year":"2005","journal-title":"Proc Power and Timing Modeling Optimization and Simulation Conference"},{"year":"0","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.01.020"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2005.4286842"},{"key":"16","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1007\/11545262_26","article-title":"prototype ic with wddl and differential routing - dpa resistance assessment","volume":"3659","author":"tiri","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"key":"13","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/DATE.2005.241","article-title":"power attack resistant cryptosystem design; a dynamic voltage and frequency switching approach","author":"yang","year":"2005","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"14","first-page":"436","article-title":"an integrated current flattening module for embedded cryptosystems","author":"li","year":"2005","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"11"},{"key":"12","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1007\/3-540-44709-1_4","article-title":"random register renaming to foil dpa","volume":"2162","author":"may","year":"0","journal-title":"Lecture Notes in Computer Science"},{"key":"21","first-page":"141","article-title":"subthreshold leakage modeling and reduction techniques","author":"kao","year":"2002","journal-title":"Proc Internaional Conference in Computer-Aided Design"},{"year":"0","key":"3"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"differential power analysis","volume":"1000","author":"kocher","year":"1999","journal-title":"Lecture Notes in Computer Science"},{"year":"0","key":"1"},{"key":"10","first-page":"252","article-title":"spafibased adaptive chosen ciphertext attack on rsa implemntation, pkc 2002, vol. 2274 of lecture notes in computer","author":"novak","year":"2002","journal-title":"Science"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228808"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"5","first-page":"198","article-title":"lekagae power analysis and comparison of deep submicron logic gates","author":"merrett","year":"2007","journal-title":"Proc Power and Timing Modeling Optimization and Simulation Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356647"},{"key":"8","first-page":"78","article-title":"leakage-based differential power analysis (ldpa) on sub-90nm cmos cryptosystems","author":"lin","year":"2008","journal-title":"Proc Great Lake Symposium of VLSI (GLVLSI)"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810299.pdf?arnumber=4810299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:34:34Z","timestamp":1497810874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810299","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}