{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:46:30Z","timestamp":1729629990869,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810301","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"241-247","source":"Crossref","is-referenced-by-count":2,"title":["An efficient approach to sip design integration"],"prefix":"10.1109","author":[{"given":"Meng-Syue","family":"Chan","sequence":"first","affiliation":[]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246604"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.79"},{"key":"10","first-page":"8","article-title":"is a known good die hard to find?","author":"vardaman","year":"1996","journal-title":"Proc IEEE Multi-Chip Module Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/96.730420"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1991.147692"},{"key":"6","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/ISQED.2005.56","article-title":"exploring the challenges in creating a high-quality mainstream design solution for system-in-package (sip) design","author":"mccaffrey","year":"2005","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"5","first-page":"1491","article-title":"a profit evaluation system (pes) for logic cores at early design stage","volume":"3","author":"lu","year":"2001","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems"},{"key":"4","first-page":"356","article-title":"asic manufacturing test cost prediction at early design stage","author":"kim","year":"1997","journal-title":"Proc International Test Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368603"},{"key":"8","article-title":"sis: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report UCB\/ERL"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810301.pdf?arnumber=4810301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:34:36Z","timestamp":1497810876000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810301","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}