{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:52:40Z","timestamp":1725569560544},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810303","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"253-259","source":"Crossref","is-referenced-by-count":4,"title":["A case study on logic diagnosis for System-on-Chip"],"prefix":"10.1109","author":[{"given":"Y.","family":"Benabboud","sequence":"first","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"L.","family":"Bouzaida","sequence":"additional","affiliation":[]},{"given":"I.","family":"Izaute","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"153","article-title":"a neural network approach for fault diagnosis of large-scale analogue circuits","author":"he","year":"2005","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.51"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297672"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538810"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/54.173329"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005582"},{"journal-title":"IEEE 1450-STIL standard","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.700723"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.16"},{"key":"3","first-page":"1","article-title":"a logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816206"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2007","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271093"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.902819"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894211"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.841070"},{"key":"4","first-page":"1","article-title":"improving precision using mixed-level fault diagnosis","author":"amyeen","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990258"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884486"}],"event":{"name":"2009 10th International Symposium on Quality Electronic Design (ISQED 2009)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810303.pdf?arnumber=4810303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,15]],"date-time":"2019-04-15T18:46:54Z","timestamp":1555354014000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4810303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810303","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}