{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:41:49Z","timestamp":1729633309330,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810305","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"266-271","source":"Crossref","is-referenced-by-count":11,"title":["A Built-in self-calibration scheme for pipelined ADCs"],"prefix":"10.1109","author":[{"given":"Hsiu-Ming","family":"Chang","sequence":"first","affiliation":[]},{"given":"Kuan-Yu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chin-Hsuan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.48"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029644"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807415"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.24"},{"journal-title":"Adaptive Filter Theory","year":"2001","author":"haykin","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"2","article-title":"a 12-bit 20-msample\/s pipelined analog-to-digital converter with nested digital background calibration","volume":"39","author":"wang","year":"2004","journal-title":"Journal of Solid-State Circuits (JSSC)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541479"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2007.4437655","article-title":"a fully digitalcompatible bist strategy for adc linearity testing","author":"xing","year":"2007","journal-title":"Proc of International Test Conference (ITC2007)"},{"key":"7","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"background calibration techniques for multistage pipelined adcs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits and Systems - II Analog and Digital Signal Processing"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.2005.1493976","article-title":"a split-adc architecture for deterministic digital background calibration of a 16b 1 ms\/s adc","author":"mcneill","year":"2005","journal-title":"Proc of 2005 Intl Solid-State Circuits Conf (ISSCC2005)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523299"},{"key":"9","article-title":"a bist scheme for testing analog-to-digital converters with digital response analyses","author":"wen","year":"2005","journal-title":"Proc of 23rd VLSI Test Symposium (VTS2005)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343762"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810305.pdf?arnumber=4810305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T05:25:21Z","timestamp":1558243521000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810305","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}