{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:09:44Z","timestamp":1725772184369},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810308","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"280-286","source":"Crossref","is-referenced-by-count":3,"title":["Incremental power optimization for multiple supply voltage design"],"prefix":"10.1109","author":[{"given":"Yuchun","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Qiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangqing","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianlong","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/ICCD.2001.955047"},{"year":"0","key":"16"},{"key":"13","first-page":"459","article-title":"improving voltage assignment by outlier detection and incremental placement","author":"huaizhi wu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"14","first-page":"383","article-title":"symbolic layout compaction review","author":"boyer","year":"1988","journal-title":"Proc DAC"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/1065579.1065635"},{"key":"12","article-title":"lp based white space redistribution for thermal via planning and performance optimization in 3d ics, proc","author":"li","year":"2008","journal-title":"ASP-DAC"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ICCD.2005.103"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/LPE.2004.1349331"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/224081.224083"},{"year":"0","key":"10"},{"key":"7","first-page":"650","article-title":"an ilp algorithm for post-floorplanning voltage island generation considering powernetwork planning","author":"lee","year":"2007","journal-title":"Proc ICCAD"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/1233501.1233579"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1233501.1233632"},{"key":"4","first-page":"798","article-title":"voltage island generation under performance requirement for soc designs, proc","author":"mak","year":"2007","journal-title":"ASP-DAC"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810308.pdf?arnumber=4810308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:40:28Z","timestamp":1489776028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810308","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}