{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:07:51Z","timestamp":1725617271445},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810311","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"297-302","source":"Crossref","is-referenced-by-count":6,"title":["A software pipelining algorithm in high-level synthesis for FPGA architectures"],"prefix":"10.1109","author":[{"given":"Lei","family":"Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Zaretsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Mittal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Schonfeld","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prith","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"389","article-title":"Automatic translation of software binaries onto FPGAs","author":"mittal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/b102311"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288280"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.44"},{"journal-title":"Advanced Compiler Design Implementation","year":"1997","author":"muchnick","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.594829"},{"key":"7","first-page":"262","article-title":"software pipelining loops with conditional branches","author":"stoodley","year":"1996","journal-title":"Proc 31st Ann ACM\/IEEE Int l Symp Microarchitecture"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"5","article-title":"generation of control and data flow graphs from scheduled and pipelined assembly code","author":"zaretsky","year":"2005","journal-title":"Proc of the 18th international workshop on languages and compilers for parallel computing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354889"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810311.pdf?arnumber=4810311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:44:32Z","timestamp":1489776272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810311","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}