{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:05:32Z","timestamp":1747893932137},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810315","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"324-329","source":"Crossref","is-referenced-by-count":21,"title":["Switch level optimization of digital CMOS gate networks"],"prefix":"10.1109","author":[{"given":"Leomar S.","family":"da Rosa","sequence":"first","affiliation":[]},{"given":"Felipe R.","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240555"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1016\/0022-247X(65)90125-3"},{"journal-title":"Graph Drawing Algorithms for the Visualization of Graphs","year":"1998","author":"dibattista","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382611"},{"key":"16","first-page":"522","article-title":"gain-based technology mapping for minimum runtime leakage under input vector uncertainty","author":"singh","year":"0"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838903"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0515"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232829"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337716"},{"journal-title":"Introduction to Switching and Automata Theory","year":"1965","author":"harrisson","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"7","first-page":"137","author":"rosa jr","year":"0","journal-title":"Fast disjoint transistor networks from BDDs SBCCI06"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.139"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337662"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600134"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643608"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810315.pdf?arnumber=4810315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:48:15Z","timestamp":1489762095000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810315","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}