{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:56:06Z","timestamp":1725497766564},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810322","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"366-370","source":"Crossref","is-referenced-by-count":2,"title":["Improving the accuracy of rule-based equivalence checking of system-level design descriptions by identifying potential internal equivalences"],"prefix":"10.1109","author":[{"given":"Hiroaki","family":"Yoshida","sequence":"first","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SpecC Reference Compiler","year":"0","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563581"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/200979.201043"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466146"},{"journal-title":"System Design with SystemC","year":"2002","author":"gro?tker","key":"2"},{"key":"1","article-title":"specc language reference manual","author":"do?mer","year":"2002","journal-title":"SpecC Technology Open Consortium"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/77606.77608"},{"key":"7","first-page":"586","article-title":"specify-explore-refine (ser): from specification to implementation","author":"gerstlauer","year":"2008","journal-title":"Proc ACM\/IEEE Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/647953"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.61"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1109118.1109121"},{"key":"9","first-page":"83","article-title":"exsdg : unified dependence graph representation of hardware design from system level down to rtl for formal analysis and verification","author":"nishihara","year":"2007","journal-title":"Proc International Workshop of Logic and Synthesis"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547685"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810322.pdf?arnumber=4810322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:53:43Z","timestamp":1489762423000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810322","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}