{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:12:40Z","timestamp":1725502360002},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810324","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"377-381","source":"Crossref","is-referenced-by-count":1,"title":["An abstraction mechanism to maximize stimulus portability across RTL, FPGA, software models and silicon of SoCs"],"prefix":"10.1109","author":[{"given":"Mrinal","family":"Bose","sequence":"first","affiliation":[]},{"given":"Prashant","family":"Naphade","sequence":"additional","affiliation":[]},{"given":"Jay","family":"Bhadra","sequence":"additional","affiliation":[]},{"given":"Hillel","family":"Miller","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"simulator-independant system-on-chip methodology","year":"0","author":"devins","key":"3"},{"journal-title":"Verification Methodology Manual for System Verilog","year":"2005","author":"bergeron","key":"2"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2003.1252489"},{"key":"6","article-title":"an effective test generation methodology for systems-on-chip","author":"nodine","year":"2002","journal-title":"Third International Workshop on Microprocessor Test and Verification"},{"journal-title":"X-Gen A random testcase generator for systems and SoCs Seventh Annual IEEE International High-Level Design Validation and Test Workshop","year":"2002","author":"emek","key":"5"},{"article-title":"processor-independent system-on-chip verification for embedded processor systems","year":"0","author":"devins","key":"4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319974"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810324.pdf?arnumber=4810324","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:31:20Z","timestamp":1489764680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810324\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810324","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}