{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:50:35Z","timestamp":1757451035745},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810329","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"408-413","source":"Crossref","is-referenced-by-count":18,"title":["A systematic approach to modeling and analysis of transient faults in logic circuits"],"prefix":"10.1109","author":[{"given":"Natasa","family":"Miskov-Zivanov","sequence":"first","affiliation":[]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855826"},{"key":"2","first-page":"204","article-title":"design optimization for single-event upset robustness using simultaneous dual-vdd and sizing techniques","author":"choudhury","year":"2006","journal-title":"Proc of International Conference on Computer Aided Design (ICCAD)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.104"},{"key":"1","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364500"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229323"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.855823"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1987.4337470"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.46"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.47"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"journal-title":"Berkeley Predictive Technology Model (BPTM)","year":"0","key":"12"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810329.pdf?arnumber=4810329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:34:38Z","timestamp":1497796478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810329","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}