{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:28:00Z","timestamp":1725514080497},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810343","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"488-493","source":"Crossref","is-referenced-by-count":0,"title":["Buffer\/flip-flop block planning for power-integrity-driven floorplanning"],"prefix":"10.1109","author":[{"given":"Hsin-Hua","family":"Pan","sequence":"first","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chia-Yi","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878307"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332398"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310054"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332397"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.892336"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568938"},{"key":"13","first-page":"651","article-title":"challenges in power-ground integrity","author":"lin","year":"2006","journal-title":"Proceedings IEEE International Conference on Computer Design"},{"journal-title":"VLSI Circuit Simulation and Optimization","year":"1997","author":"litovski","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826582"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480004"},{"key":"21","first-page":"370","article-title":"low power clock buffer planning methodology in f-d placement for large scale circuit design","author":"wang","year":"2008","journal-title":"Proc IEEE Asian-South Pacific Design Automation Conf"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981081"},{"key":"20","article-title":"throughput-aware floorplanning byconsidering multiple critical cycles","author":"wang","year":"2007","journal-title":"Proceedings The 18th VLSI Design\/CAD Symposium"},{"year":"0","key":"2"},{"journal-title":"National Technoloogy Roadmap for Semiconductors","year":"1997","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.63"},{"key":"7","first-page":"1","article-title":"challenges and opportunities for design innovations in nanometer technologies","author":"cong","year":"1997","journal-title":"SRC Design Sciences Concept Paper"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819422"},{"key":"5","first-page":"431","article-title":"integrating buffer planning with floorplanning for simultaneous multi-objective optimization","author":"cheng","year":"2003","journal-title":"Proc IEEE Asian-South Pacific Design Automation Conf"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810675"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/5.920581"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810343.pdf?arnumber=4810343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:44:17Z","timestamp":1489765457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810343","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}