{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:46:47Z","timestamp":1725544007422},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810344","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"494-499","source":"Crossref","is-referenced-by-count":2,"title":["On temperature planarization effect of copper dummy fills in deep nanometer technology"],"prefix":"10.1109","author":[{"given":"Basab","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"investigation of the capacitance due to metal-fills and the effective interconnect geometry modeling","author":"lee","year":"2003","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"2","article-title":"thermal scaling analysis of multilevel cu\/low-k interconnect structures in deep nanometer scale technologies","author":"im","year":"2005","journal-title":"Proc IEEE VLSI Multilevel Intercon Conf"},{"year":"0","key":"10"},{"key":"1","article-title":"compact modeling and spice-based simulation for electrothermal analysis of multilevel ulsi interconnects","author":"chiang","year":"2003","journal-title":"Proc of International Conference on Computer Aided Design"},{"journal-title":"Ellipsometry and Polarized Light","year":"1977","author":"azzam","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1209464"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337609"},{"year":"2003","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1063\/1.126904"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"}],"event":{"name":"2009 10th International Symposium on Quality Electronic Design (ISQED 2009)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810344.pdf?arnumber=4810344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,11,19]],"date-time":"2018-11-19T20:49:40Z","timestamp":1542660580000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4810344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810344","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}