{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:18:19Z","timestamp":1725391099288},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810347","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"511-516","source":"Crossref","is-referenced-by-count":0,"title":["Lagrangian relaxation based register placement for high-performance circuits"],"prefix":"10.1109","author":[{"given":"Mei-Fang","family":"Chiang","sequence":"first","affiliation":[]},{"given":"Takumi","family":"Okamoto","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1147\/rd.461.0027"},{"year":"0","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/4.918917"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ISVLSI.2007.20"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/981066.981086"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/1123008.1123044"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ASPDAC.2005.1466232"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/1065579.1065628"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1147\/rd.516.0685"},{"year":"0","key":"20"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/4.726547"},{"key":"1","first-page":"232","article-title":"physical design of a fourth-generation power ghz circuit","author":"anderson","year":"2001","journal-title":"Proc of ISSCC"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/1118299.1118376"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1287\/inte.15.2.10"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1287\/mnsc.27.1.1"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TVLSI.2002.808433"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1065579.1065791"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1007\/978-1-4684-2001-2_9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1007\/BF01580223"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810347.pdf?arnumber=4810347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T03:14:02Z","timestamp":1489806842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810347","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}