{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:54:24Z","timestamp":1729648464336,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810352","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"541-546","source":"Crossref","is-referenced-by-count":13,"title":["Power estimation methodology for a high-level synthesis framework"],"prefix":"10.1109","author":[{"given":"Sumit","family":"Ahuja","sequence":"first","affiliation":[]},{"given":"Deepak A.","family":"Mathaikutty","sequence":"additional","affiliation":[]},{"given":"Gaurav","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Joe","family":"Stetzer","sequence":"additional","affiliation":[]},{"given":"Sandeep K.","family":"Shukla","sequence":"additional","affiliation":[]},{"given":"Ajit","family":"Dingankar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/MTV.2007.10"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/266021.266038"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1007\/978-1-4615-5433-2"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1145\/348019.348081"},{"year":"0","key":"16"},{"year":"0","key":"13"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1017\/CBO9780511607059"},{"key":"11","first-page":"2007","article-title":"rtl power estimation","volume":"2","year":"2007","journal-title":"PowerTheater User guide release"},{"year":"0","journal-title":"VCS Comprehensive RTL Verification Solution","key":"12"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/343647.343691","article-title":"efficient power coestimation techniques for system-on-chip design","author":"lajolo","year":"2000","journal-title":"Design Automation and Test in Europe (DATE)"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/DATE.2003.1253801"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ICVD.2005.138"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/MC.2002.1009509"},{"year":"0","article-title":"catapult synthesis","key":"10"},{"year":"0","journal-title":"SystemC website","key":"7"},{"year":"0","journal-title":"RTL power management","key":"6"},{"year":"0","journal-title":"Esterel Studio","key":"5"},{"key":"4","doi-asserted-by":"crossref","first-page":"425","DOI":"10.7551\/mitpress\/5641.003.0021","article-title":"the foundations of esterel","author":"berry","year":"2000","journal-title":"Proof Language and Interac- tion Essays in Honour of Robin Milner"},{"year":"0","journal-title":"Bluespec","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/HLDVT.2007.4392792"}],"event":{"name":"2009 10th International Symposium on Quality Electronic Design (ISQED 2009)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810352.pdf?arnumber=4810352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T10:42:25Z","timestamp":1710240145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4810352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810352","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}