{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:43Z","timestamp":1763467903025,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810353","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"547-553","source":"Crossref","is-referenced-by-count":13,"title":["Variability aware modeling of SoCs: From device variations to manufactured system yield"],"prefix":"10.1109","author":[{"given":"M.","family":"Miranda","sequence":"first","affiliation":[]},{"given":"B.","family":"Dierickx","sequence":"additional","affiliation":[]},{"given":"P.","family":"Zuber","sequence":"additional","affiliation":[]},{"given":"P.","family":"Dobrovoln","sequence":"additional","affiliation":[]},{"given":"F.","family":"Kutscherauer","sequence":"additional","affiliation":[]},{"given":"P.","family":"Roussel","sequence":"additional","affiliation":[]},{"given":"P.","family":"Poliakov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"year":"0","key":"22"},{"year":"0","key":"17"},{"key":"23","volume":"24","author":"pelgrom","year":"1989","journal-title":"IEEE JSSC"},{"journal-title":"Comparative analsys is of conventional and statistical design techniques","year":"2007","key":"18"},{"year":"0","key":"24"},{"year":"0","key":"15"},{"year":"0","key":"16"},{"journal-title":"Statistical optimization of leakage power considering process variations using dual-Vh and sizing","year":"2004","author":"srivastava","key":"13"},{"journal-title":"Accurate and eficient gate-level parametric yield estimation considering correlated variations in leakage power and performance","year":"2005","author":"sriristava","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816217"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"year":"0","key":"3"},{"year":"0","key":"20"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"journal-title":"An eficient algorithm for statistical minimization of total power under timing yield constraints","year":"2005","author":"mani","key":"9"},{"key":"8","article-title":"process variation in embedded memories: fail-ure analysis and variation aware architecture","volume":"40","author":"agarwal","year":"2005","journal-title":"IEEE JSSC"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810353.pdf?arnumber=4810353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:43:14Z","timestamp":1489765394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810353","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}