{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:28:21Z","timestamp":1725442101723},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810362","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"601-606","source":"Crossref","is-referenced-by-count":0,"title":["Crosstalk pessimism reduction with path base analysis"],"prefix":"10.1109","author":[{"given":"Genichi","family":"Tanaka","sequence":"first","affiliation":[]},{"given":"Koichi","family":"Nakashiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852435"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380793"},{"key":"1","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/277044.277062","article-title":"Design methodologies for noise in digital integrated circuits","author":"shepard","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"7","first-page":"583","article-title":"refining switching window by time slots for crosstalk noise calculation","author":"chen","year":"2002","journal-title":"Proc of ICCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261008"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261013"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382564"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560199"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810362.pdf?arnumber=4810362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:34:34Z","timestamp":1497796474000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810362","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}