{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:09:40Z","timestamp":1729674580815,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810367","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"627-633","source":"Crossref","is-referenced-by-count":4,"title":["An efficient current-based logic cell model for crosstalk delay analysis"],"prefix":"10.1109","author":[{"given":"Debasish","family":"Das","sequence":"first","affiliation":[]},{"given":"William","family":"Scott","sequence":"additional","affiliation":[]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","first-page":"515","article-title":"false noise analysis using logic implications","author":"glebov","year":"2001","journal-title":"ICCAD"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1002\/0471787779"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915246"},{"journal-title":"Computer-Aided Analysis of Electronic Circuits Algorithms and Computational Techniques","year":"1975","author":"chua","key":"16"},{"key":"13","doi-asserted-by":"crossref","first-page":"1117","DOI":"10.1109\/TCAD.2002.802276","article-title":"analytical models for crosstalk excitation and propagation in vlsi circuits","volume":"21","author":"chen","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332373"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382562"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219030"},{"key":"1","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1145\/196244.196562","article-title":"a gate-delay model for high-speed cmos circuits","author":"dartu","year":"1994","journal-title":"31st Design Automation Conference"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"key":"6","article-title":"current source driver model synthesis and worst-case alignment for accurate timing and noise analysis","author":"chopra","year":"2006","journal-title":"Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"},{"key":"5","first-page":"678","article-title":"a nonlinear cell macromodel for digital applications","author":"kashyap","year":"2007","journal-title":"ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146975"},{"key":"9","first-page":"177","article-title":"noise-aware driver modeling for nanometer technology","author":"bai","year":"2003","journal-title":"ISQED"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156231"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810367.pdf?arnumber=4810367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:34:30Z","timestamp":1497810870000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810367","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}