{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:03:27Z","timestamp":1780675407824,"version":"3.54.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810370","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"647-652","source":"Crossref","is-referenced-by-count":36,"title":["Automatic register banking for low-power clock trees"],"prefix":"10.1109","author":[{"given":"Wenting","family":"Hou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dick","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pei-Hsin","family":"Ho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"844","article-title":"a clock power model to evaluate impact of architectural and technology optimization","volume":"10","author":"duate","year":"2002","journal-title":"IEEE TVLSI"},{"key":"2","first-page":"795","article-title":"power-aware placement, in proc","author":"cheon","year":"2005","journal-title":"ACM\/IEEE DAC"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/66.892625"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855928"},{"key":"5","year":"0"},{"key":"4","first-page":"176","article-title":"navigating registers in placement for clock network minimization, in proc","author":"lu","year":"2005","journal-title":"ACM\/IEEE DAC"},{"key":"8","year":"0"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","location":"San Jose, CA, USA","start":{"date-parts":[[2009,3,16]]},"end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810370.pdf?arnumber=4810370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T23:17:43Z","timestamp":1489792663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810370","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}