{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T06:54:43Z","timestamp":1778223283901,"version":"3.51.4"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810372","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"659-663","source":"Crossref","is-referenced-by-count":8,"title":["A 0.56-V 128kb 10T SRAM using column line assist (CLA) scheme"],"prefix":"10.1109","author":[{"given":"Shunsuke","family":"Okumura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuke","family":"Iguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shusuke","family":"Yoshimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidehiro","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Noguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Kawaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiko","family":"Yoshimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.4.749"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.122"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"6","year":"0"},{"key":"5","first-page":"330","article-title":"a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"ISSCC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"8","first-page":"324","article-title":"a 1.1ghz 12a\/mb-leakage sram design in 65nm ultra-low-power cmos with integrated leakage reduction for mobile applications","author":"wang","year":"2007","journal-title":"ISSCC 2007"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","location":"San Jose, CA, USA","start":{"date-parts":[[2009,3,16]]},"end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810372.pdf?arnumber=4810372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:55:23Z","timestamp":1489762523000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810372","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}