{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:15:54Z","timestamp":1730276154981,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810376","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"686-691","source":"Crossref","is-referenced-by-count":15,"title":["Charge recovery logic as a side channel attack countermeasure"],"prefix":"10.1109","author":[{"given":"Amir","family":"Moradi","sequence":"first","affiliation":[]},{"given":"Mehrdad","family":"Khatir","sequence":"additional","affiliation":[]},{"given":"Mahmoud","family":"Salmasizadeh","sequence":"additional","affiliation":[]},{"given":"Mohammad T.","family":"Manzuri Shalmani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"81","article-title":"evaluation of the masked logic style mdpl on a prototype chip","volume":"4727","author":"popp","year":"2007","journal-title":"LNCS"},{"key":"22","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"17","first-page":"427","article-title":"information theoretic evaluation of side-channel resistant logic styles","volume":"4727","author":"mace","year":"2007","journal-title":"LNCS"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/82.633443"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349342"},{"key":"15","article-title":"power analysis attacks","author":"mangard","year":"2007","journal-title":"Revealing the Secrets of Smart Cards"},{"key":"16","first-page":"186","article-title":"a dynamic current mode logic to counteract power analysis attacks","author":"mace","year":"2004","journal-title":"Conference on Design of Circuits and Integrated Systems - DCIS 2004 Proceedings"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.920819"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.144"},{"key":"21","first-page":"30","article-title":"power analysis of an fpga","volume":"3156","author":"standaert","year":"2004","journal-title":"LNCS"},{"year":"0","key":"3"},{"key":"20","first-page":"172","article-title":"masked dual-rail pre-charge logic: dpa-resistance without routing constraints","volume":"3659","author":"popp","year":"2005","journal-title":"LNCS"},{"key":"2","first-page":"511","article-title":"driving fully adiabatic logic circuits using custom high-q mems resonators","author":"anantharam","year":"2004","journal-title":"International Conference on Embedded Systems and Applications - CSREA 2004 Proceedings"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.64"},{"key":"10","first-page":"388","article-title":"differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"LNCS"},{"key":"7","first-page":"104","article-title":"timing attacks on implementations of diffiehellman, rsa, dss, and other systems","volume":"1109","author":"kocher","year":"1996","journal-title":"LNCS"},{"key":"6","first-page":"251","article-title":"electromagnetic analysis: concrete results","volume":"2162","author":"gandolfi","year":"2001","journal-title":"LNCS"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.836320"},{"key":"4","first-page":"450","article-title":"present - an ultra-lightweight block cipher","volume":"4727","author":"bogdanov","year":"2007","journal-title":"LNCS"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393990"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810376.pdf?arnumber=4810376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:33:09Z","timestamp":1489775589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810376","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}