{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:07:08Z","timestamp":1725491228701},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810380","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"708-713","source":"Crossref","is-referenced-by-count":0,"title":["Markov source based test length optimized SCAN-BIST architecture"],"prefix":"10.1109","author":[{"given":"Aftab","family":"Farooqi","sequence":"first","affiliation":[]},{"given":"Richard O.","family":"Gale","sequence":"additional","affiliation":[]},{"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Nutter","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Monico","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/43.238040"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/ICCAD.1993.580116"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/TEST.1988.207808"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/TEST.1992.527812"},{"year":"1989","author":"waicukauski","journal-title":"WRP Method for Generating Weighted Random Patterns","key":"16"},{"year":"0","key":"13"},{"key":"14","first-page":"237","article-title":"lfsr-coded test patterns for scan designs","author":"koenemann","year":"1991","journal-title":"Proc European Test Conf"},{"year":"0","key":"11"},{"year":"1996","author":"touba","journal-title":"Altering a pseudorandom bit sequence for Scan-based BIST","key":"12"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/TVLSI.2004.837985"},{"year":"2001","author":"wang","journal-title":"Low hardware overhead scan based 3-weight weighted random BIST","key":"20"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/TEST.2002.1041857"},{"year":"0","key":"23"},{"key":"24","article-title":"an improved markov source design for scan-bist","author":"yu","year":"2003","journal-title":"Proc IEEE Int On-Line Testing Symp"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/TCAD.2005.854634"},{"year":"0","key":"26"},{"year":"2004","author":"lai","journal-title":"Logic BIST with Scan Chain Segmentation","key":"27"},{"key":"28","article-title":"logic bist using constrained scan cells","author":"lai","year":"2004","journal-title":"IEEE VLSI Test Symposium"},{"key":"29","article-title":"on output response compression in the presence of unknown outputvalues","author":"pomeranz","year":"0","journal-title":"DAC 2002"},{"key":"3","article-title":"a tutorial on built-in-self-test, part1: principles","author":"agarwal","year":"1993","journal-title":"IEEE Design and Test of Computers"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/CICC.2004.1358916"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/VTEST.1996.510828"},{"year":"2004","author":"vermeulen","journal-title":"Trends in Testing Integrated Circuits","key":"1"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/ISCAS.1989.100747"},{"year":"2002","author":"shroud","journal-title":"A Designer's guide to Built-In-Self-Test","key":"7"},{"year":"1990","author":"abramovici","journal-title":"Digital Systems Testing and Testable Design","key":"6"},{"year":"0","key":"32"},{"year":"1987","author":"bardell","journal-title":"Built-In Test for VLSI Pseudorandom Techniques","key":"5"},{"year":"1996","author":"lee","journal-title":"HOPE An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits","key":"31"},{"key":"4","article-title":"a tutorial on built-in-self-test, part2: applications","author":"agarwal","year":"1993","journal-title":"IEEE Design and Test of Computers"},{"year":"1979","author":"keonemann","journal-title":"Built-In Logic Block Observation Techniques","key":"9"},{"year":"2003","author":"nadeau-dostie","journal-title":"Design for At-Speed Test Diagnosis And Measurement","key":"8"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810380.pdf?arnumber=4810380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:40:28Z","timestamp":1489761628000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810380","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}