{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T05:06:27Z","timestamp":1748667987796},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810382","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"719-727","source":"Crossref","is-referenced-by-count":4,"title":["Derating for static timing analysis: Theory and practice"],"prefix":"10.1109","author":[{"given":"Ali","family":"Dasdan","sequence":"first","affiliation":[]},{"given":"Santanu","family":"Kolay","sequence":"additional","affiliation":[]},{"given":"Mustafa","family":"Yazgan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"17"},{"journal-title":"Introduction to Classical Real Analysis","year":"1981","author":"stromberg","key":"15"},{"year":"0","key":"16"},{"key":"13","article-title":"clock skew and other myths","author":"williams","year":"2003","journal-title":"Proc 10th Int Symp Asynchronous Circuits and Systems (ASYNC)"},{"year":"0","key":"14"},{"article-title":"method and apparatus for reducing timing pessimism during static timing analysis","year":"2007","author":"kucukcakar","key":"11"},{"journal-title":"Library Compiler User Manual","year":"2004","key":"12"},{"journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","year":"2005","author":"srivastava","key":"3"},{"article-title":"method and apparatus for determining the performance of an integrated circuit","year":"0","author":"kucukcakar","key":"2"},{"journal-title":"Timing","year":"2004","author":"sapatnekar","key":"1"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"journal-title":"PrimeTime User Manual","year":"2004","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810382.pdf?arnumber=4810382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:37:06Z","timestamp":1489761426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810382","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}