{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:53:39Z","timestamp":1729648419667,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810385","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"740-745","source":"Crossref","is-referenced-by-count":19,"title":["Simultaneous buffer and interlayer via planning for 3D floorplanning"],"prefix":"10.1109","author":[{"given":"Xu","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheqin","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianlong","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693651"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057669"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120900"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415824"},{"key":"11","first-page":"8","article-title":"corner block list: an effective and efficient topological representation of non-slicing floorplan","author":"hong","year":"2000","journal-title":"ICCAD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597214"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332397"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332398"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810675"},{"key":"10","first-page":"154","article-title":"a global interconnect design window for a three-dimensional system-on-chip","author":"joyner","year":"2001","journal-title":"Proc IEEE Interconnect Technology Conf"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119858"},{"key":"5","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1145\/505388.505402","article-title":"routability driven floorplanner with buffer block planning, in proc","author":"sham","year":"2002","journal-title":"ISPD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378461"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.924827"},{"key":"8","article-title":"hierarchical 3d floorplanning algorithm for wirelength optimization","volume":"2637 2646","author":"li","year":"2006","journal-title":"IEEE Trans on Circuits and Systems-I Fundamental Theory and Applications"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810385.pdf?arnumber=4810385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T19:02:21Z","timestamp":1684954941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810385","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}