{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:01:29Z","timestamp":1725436889251},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810394","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"794-798","source":"Crossref","is-referenced-by-count":1,"title":["Post-Silicon Clock-nvert (PSCI) for reducing process-variation induced skew in buffered clock networks"],"prefix":"10.1109","author":[{"given":"Charbel J.","family":"Akl","sequence":"first","affiliation":[]},{"given":"Rafic A.","family":"Ayoubi","sequence":"additional","affiliation":[]},{"given":"Magdy A.","family":"Bayoumi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"low latency clock distribution","year":"2003","author":"masleid","key":"17"},{"key":"18","first-page":"73","article-title":"dual-vdd clock distribution for low power and minimum temperature fluctuations induced skew","author":"tawfik","year":"2007","journal-title":"Proc ISQED"},{"article-title":"electronically tunable computer clocking system and method of electronically tuning distribution lines of a computer clocking system","year":"1995","author":"masleid","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479799"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493984"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672552"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234329"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/66.892625"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"article-title":"clock distribution network for reducing clock skew","year":"1997","author":"masleid","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.205004"},{"key":"6","first-page":"118","article-title":"a symmetric clock-distribution tree and optimized highspeed interconnections for reduced clock skew in ulsi and wsi circuits","author":"bakoglu","year":"1986","journal-title":"Proc IEEE Int Conf Comp Design"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"9","first-page":"284","article-title":"process-variation-tolerant clock skew minimization","author":"lin","year":"1994","journal-title":"Proc ICCAD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825121"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810394.pdf?arnumber=4810394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:53:44Z","timestamp":1489776824000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810394","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}