{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:04:34Z","timestamp":1725617074855},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810400","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"833-838","source":"Crossref","is-referenced-by-count":16,"title":["NBTI aware workload balancing in multi-core systems"],"prefix":"10.1109","author":[{"given":"Jin","family":"Sun","sequence":"first","affiliation":[]},{"given":"Avinash","family":"Kodi","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[]},{"given":"Janet M.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341518"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TFUZZ.2006.890677"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1002\/0471478385"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222573"},{"journal-title":"Computer Architecture and Parallel Processing","year":"1986","author":"hwang","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.6.841"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"2","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1216544.1216545"},{"journal-title":"Introduction to Parallel Processing Algorithms and Architectures","year":"2002","author":"parhami","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/948205.948245"},{"key":"6","first-page":"621","article-title":"statistical timing analysis considering spatial correlations using a single pert-like traversal","author":"chang","year":"2007","journal-title":"Proc ICCAD"},{"key":"5","article-title":"compact in situ sensors for monitoring nbti and oxide degradation","author":"karl","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"4","first-page":"309","article-title":"an eff cient algorithm for statistical minimization of total power under timing yield constraints","author":"mani","year":"2005","journal-title":"Proc DAC"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"9"},{"key":"8","first-page":"145","article-title":"a scalable load balancer for forwarding internet traff c: exploiting f ow-level business","author":"shi","year":"2005","journal-title":"Proc ANCS"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810400.pdf?arnumber=4810400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:34:39Z","timestamp":1497810879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810400","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}