{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:44:03Z","timestamp":1725468243118},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810401","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"839-844","source":"Crossref","is-referenced-by-count":0,"title":["Joint write policy and fault-tolerance mechanism selection for caches in DSM technologies: Energy-reliability trade-off"],"prefix":"10.1109","author":[{"given":"Mehrtash","family":"Manoochehri","sequence":"first","affiliation":[]},{"given":"Alireza","family":"Ejlali","sequence":"additional","affiliation":[]},{"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2006.10.008"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjdc.2.748"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"15","first-page":"246","article-title":"area efficient architectures for information integrity in cache memories","author":"seongwoo","year":"1999","journal-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"article-title":"addressing soft errors in arm core-based designs","year":"0","author":"phelan","key":"11"},{"key":"12","first-page":"1","article-title":"modeling and improving data cache reliability","author":"kadayif","year":"2007","journal-title":"Proceedings of International Conference on Measurement and Modeling of Computer Systems"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698560"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569650"},{"key":"22","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-vdd: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Proceedings of International Symposium on Low Power Electronics and Design"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"24","article-title":"memory behavior of the spec2000 benchmark suite","author":"sair","year":"2000","journal-title":"IBM Technical Report"},{"key":"25","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/WWC.2001.990739","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proceedings of fourth Annual IEEE Workshop on Workload Characterization"},{"year":"0","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364447"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253674"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"journal-title":"IBM POWER5 Processor-Based Servers A Highly Available Design for Business-Critical Applications","year":"0","author":"mitchell","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"year":"0","key":"5"},{"key":"4","article-title":"mitigating multi-bit soft errors in l1 caches using last store prediction","author":"gold","year":"2007","journal-title":"proceedings of Workshop on Architectural Support for Giga scale Integration"},{"article-title":"cacti 5.1","year":"2008","author":"thoziyoor","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810401.pdf?arnumber=4810401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:34:33Z","timestamp":1497796473000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810401","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}