{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T14:06:02Z","timestamp":1773324362140,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450400","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"139-146","source":"Crossref","is-referenced-by-count":12,"title":["Asymmetric 6T SRAM with two-phase write and split bitline differential sensing for low voltage operation"],"prefix":"10.1109","author":[{"given":"Satyanand","family":"Nalam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikas","family":"Chandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cezary","family":"Pietrzyk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert C.","family":"Aitken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280733"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850127"},{"key":"ref6","first-page":"4","article-title":"Evaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches","author":"ye","year":"0","journal-title":"Circuits and Systems 2006 ISCAS 2006 Proceedings 2006 IEEE International Symposium"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634861"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523217"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430324"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","location":"San Jose, CA, USA","start":{"date-parts":[[2010,3,22]]},"end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450400.pdf?arnumber=5450400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T04:03:22Z","timestamp":1489896202000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450400","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}