{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:01:59Z","timestamp":1758124919712,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450402","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"62-68","source":"Crossref","is-referenced-by-count":5,"title":["Useful clock skew optimization under a multi-corner multi-mode design framework"],"prefix":"10.1109","author":[{"family":"Weixiang Shen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yici Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongqiang Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiang Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"101","article-title":"Delay-optimal simultaneous technology mapping and placement with applications to timing op-timization","author":"liu","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/640015.640016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466546"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/43.828552","article-title":"Timing-driven maze routing","volume":"19","author":"hur","year":"2000","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref8","first-page":"740","article-title":"Post-layout optimization for deep submicron design","author":"sato","year":"0","journal-title":"Proc DAC"},{"key":"ref7","first-page":"720","article-title":"Robust chip-level clock tree synteheis for SOC designs","author":"rajaram","year":"2008","journal-title":"Proc DAC"},{"article-title":"Simultaneous multi-scenario timing optimization for high-performance digital IC designs","year":"0","author":"fotakis","key":"ref2"},{"key":"ref9","first-page":"530","article-title":"ECO timing optimization using spare cells","author":"chen","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref1","article-title":"Multi-corner multi-mode signal integrity optimization","author":"jilla","year":"2008","journal-title":"EDA Tech Forum"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450402.pdf?arnumber=5450402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:36Z","timestamp":1497842376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450402","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}