{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:15:56Z","timestamp":1730276156288,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450408","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"38-43","source":"Crossref","is-referenced-by-count":2,"title":["A dual-level adaptive supply voltage system for variation resilience"],"prefix":"10.1109","author":[{"given":"Kyu-Nam","family":"Shim","sequence":"first","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Silva-Martinez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISQED.2008.4479792"},{"key":"ref11","first-page":"191","article-title":"ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency","author":"liang","year":"2008","journal-title":"IEEE ISCA"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/VTS.2007.22"},{"key":"ref13","first-page":"617","article-title":"On-Chip Voltage Down Converter for Low-Power Digital System","volume":"45","author":"jou","year":"1998","journal-title":"IEEE TCAS-II Analog and Digital Signal Processing"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref15","first-page":"123","article-title":"System Level Analysis of Fast, Per-Core DVFS Using On-Chip Switching Regulators","author":"kim","year":"2008","journal-title":"IEEE HPCA"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VTEST.1999.766651"},{"year":"0","journal-title":"Predictive Technology Model","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2003.817120"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2005.844305"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2002.803949"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2003.810053"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/871506.871537"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2007.893626"},{"key":"ref2","first-page":"195","article-title":"Managing Power and Performance for System-on-Chip Designs Using Voltage Island","author":"lackey","year":"2002","journal-title":"IEEE\/ACM ICCAD"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MM.2005.110"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISQED.2007.66"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450408.pdf?arnumber=5450408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:57:31Z","timestamp":1489867051000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450408","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}