{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:20:29Z","timestamp":1781194829768,"version":"3.54.1"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450442","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"307-314","source":"Crossref","is-referenced-by-count":20,"title":["Variation-aware speed binning of multi-core processors"],"prefix":"10.1109","author":[{"given":"John","family":"Sartori","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aashish","family":"Pant","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.772980"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.656521"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/66.554480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123011"},{"key":"ref15","article-title":"A General Framework for Spatial Correlation Modeling in VLSI Design","author":"liu","year":"2007","journal-title":"Proc IEEE\/ACM DAC"},{"key":"ref16","year":"2007"},{"key":"ref17","article-title":"The Landscape of Parallel Computing Research: A View from Berkeley","author":"asanovic","year":"2006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065780"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629945"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433221"},{"key":"ref3","article-title":"Power-Constrained Testing of VLSI Circuits","author":"nicolici","year":"2003","journal-title":"ser Frontiers in Electronic Testing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"ref29","article-title":"Low-overhead design technique for calibration of maximum frequency at multiple operating points","author":"paul","year":"2007","journal-title":"ICCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041868"},{"key":"ref7","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Technical Report TN-36m"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994670"},{"key":"ref9","first-page":"31","article-title":"On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design","author":"zeng","year":"2004","journal-title":"Proc IEEE ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref22","article-title":"An Integrated Quad-core Opteron Processor","author":"dorsey","year":"2007","journal-title":"ISSCC '07"},{"key":"ref21","article-title":"Simulation and Modeling of a Simultaneous Multithreading Processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090910"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/1077603.1077637","article-title":"Coordinated, Distributed, Formal Energy Management of Chip Multiprocessors","author":"juang","year":"2005","journal-title":"ISLPED '05"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","location":"San Jose, CA, USA","start":{"date-parts":[[2010,3,22]]},"end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450442.pdf?arnumber=5450442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T10:46:00Z","timestamp":1559040360000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450442","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}