{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:01:46Z","timestamp":1729663306280,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450451","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"250-257","source":"Crossref","is-referenced-by-count":9,"title":["Structural fault collapsing by superposition of BDDs for test generation in digital circuits"],"prefix":"10.1109","author":[{"given":"R.","family":"Ubar","sequence":"first","affiliation":[]},{"given":"D.","family":"Mironov","sequence":"additional","affiliation":[]},{"given":"J.","family":"Raik","sequence":"additional","affiliation":[]},{"given":"A.","family":"Jutman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484035"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041783"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.20"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270849"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.121"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814241"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.31"},{"key":"ref16","first-page":"815","article-title":"Sub-Faults Identific. for Collapsing in Diagnosis","author":"adapa","year":"2006","journal-title":"ISCAS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.78"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.10"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144259"},{"key":"ref28","article-title":"Feasibility of Structurally Synthesized BDD Models for Test Generation","author":"raik","year":"1998","journal-title":"Proc European Test Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.247839"},{"key":"ref27","first-page":"157","article-title":"SSBDDs: Advantageous Model and Efficient Algorithms for Digital Circuit Modeling, Simulation & Test","author":"jutman","year":"2002","journal-title":"5th Int Workshop on Boolean Problems Freiberg"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref6","first-page":"72","article-title":"Simulation Based Approximate Global Fault Collapsing","author":"al-assad","year":"2002","journal-title":"Int Conf on VLSI"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1023\/A:1008335130158","article-title":"Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations","volume":"16","author":"raik","year":"2000","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.124518"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.11"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268827"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223637"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326880"},{"article-title":"Essentials of Electronic Testing","year":"2000","author":"bushnell","key":"ref1"},{"key":"ref20","first-page":"141","article-title":"Binary Decision Diagrams and Applications for VLSI CAD","author":"minato","year":"1996"},{"key":"ref22","first-page":"75","article-title":"Test Gener. for Digital Circuits Using Alternative Graphs (in Russian)","author":"ubar","year":"1976","journal-title":"Proc Tallinn Technical Univ"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1002\/j.1538-7305.1959.tb01585.x","article-title":"Representation of Switching Circuits by Binary Decision Diagrams","volume":"38","author":"lee","year":"1959","journal-title":"Bell System Techn J"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref26","article-title":"Multi-Valued Simulation of Digital Circuits with Structurally Synthesized BDDs","volume":"4","author":"ubar","year":"1998"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450451.pdf?arnumber=5450451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:35Z","timestamp":1497842375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450451","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}