{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:58:45Z","timestamp":1761958725599,"version":"build-2065373602"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450475","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"885-892","source":"Crossref","is-referenced-by-count":2,"title":["Methodology from chaos in IC implementation"],"prefix":"10.1109","author":[{"family":"Kwangok Jeong","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys PrimeTime version B-200B 12","year":"0","key":"ref10"},{"journal-title":"Synopsys Astro version Y-2006 06","year":"0","key":"ref11"},{"journal-title":"Synopsys Design Compiler version Y-2006 06","year":"0","key":"ref12"},{"journal-title":"Synopsys Star-RCXT version Z-2007 06","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/0147010"},{"key":"ref3","first-page":"646","article-title":"Analysis of Placement Procedures for VLSI Standard Cell Layout","author":"hartoog","year":"1998","journal-title":"Proc Design Automation Conference"},{"journal-title":"Opencores org","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1137\/0911041"},{"journal-title":"Cadence RTL Compiler version 7 1","year":"0","key":"ref8"},{"journal-title":"Sun OpenSPARC Project","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996731"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2007","key":"ref1"},{"journal-title":"Cadence SOC Encounter version 7 1","year":"0","key":"ref9"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450475.pdf?arnumber=5450475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:02:06Z","timestamp":1489867326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450475","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}