{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:27Z","timestamp":1759147107392},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450493","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"765-770","source":"Crossref","is-referenced-by-count":2,"title":["Clock buffer polarity assignment considering capacitive load"],"prefix":"10.1109","author":[{"family":"Jianchao Lu","sequence":"first","affiliation":[]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref10"},{"journal-title":"SAED 90nm EDK","year":"2009","key":"ref11"},{"journal-title":"Design Compiler User Guide","year":"2008","key":"ref12"},{"journal-title":"Astro User Guide","year":"2007","key":"ref13"},{"journal-title":"Star-RCXT User Guide","year":"2008","key":"ref14"},{"journal-title":"HSPICE User Guide Simulation and Analysis","year":"2009","key":"ref15"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"376","DOI":"10.1109\/ICCAD.2007.4397293","article-title":"Skew aware polarity assignment in clock tree","author":"chen","year":"2007","journal-title":"Proceedings of the 2007 IEEE\/ACM international conference on Computer-aided design"},{"key":"ref3","first-page":"558","article-title":"Clock buffer polarity assignment for power noise reduction","author":"rupak samanta","year":"2006","journal-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630115"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681608"},{"journal-title":"Electronic Design Automation Synthesis Verification and Test","year":"2009","author":"laung-terng wang","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065629"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref1"},{"journal-title":"Computational Complexity and Statistical Physics","year":"2006","author":"percus","key":"ref9"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450493.pdf?arnumber=5450493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:35Z","timestamp":1497842375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450493","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}