{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:50:46Z","timestamp":1725637846601},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450498","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"705-712","source":"Crossref","is-referenced-by-count":2,"title":["Modeling and verification of industrial flash memories"],"prefix":"10.1109","author":[{"given":"Sandip","family":"Ray","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayanta","family":"Bhadra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Portlock","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald","family":"Syzdek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014122630277"},{"article-title":"Mechanical Verification of Reactive Systems","year":"2001","author":"manolios","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1145\/1146909.1147117","article-title":"The Zen of Nonvolatile Memories","author":"prinz","year":"2006","journal-title":"Proceedings of the 43rd Design Automation Conference (DAC 2006)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1995.523251"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF01383871"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008685826293"},{"article-title":"Communication and Concurrency","year":"1990","author":"milner","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0017309"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(91)90224-P"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(86)90071-2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.91"},{"article-title":"Computer-Aided Reasoning: An Approach","year":"2000","author":"kaufmann","key":"ref4"},{"article-title":"Analog Case Study, PROSYD Deliverable D3.4\/2","year":"2007","author":"nickovic","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2008.4731203"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.55209"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37890"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-005-2250-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.895007"},{"key":"ref2","first-page":"239","article-title":"A Mechanized Refinement Framework for Analysis of Custom Memories","author":"ray","year":"2007","journal-title":"in Proceedings of the 7th International Conference on Formal Methods in Computer-Aided Design (FMCAD 2007)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5015-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref20","first-page":"164","article-title":"SLS - a Fast Switch Level Simulator for Verification and Fault Coverage Analysis","author":"barzilai","year":"1986","journal-title":"Proceedings of 23rd Design Automation Conference"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512615"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.05.013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010708"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480002"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1007\/978-3-540-30476-0_35","article-title":"Verification of Analog and Mixed-signal Circuits Using Timed hybrid Petri Nets","author":"little","year":"2004","journal-title":"Automated Technology for Verification and Analysis Ser LNCS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.97615"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450498.pdf?arnumber=5450498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T14:46:25Z","timestamp":1559054785000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450498","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}