{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:28:29Z","timestamp":1729668509412,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450499","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"713-720","source":"Crossref","is-referenced-by-count":0,"title":["Auto-BET-AMS: An automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design framework"],"prefix":"10.1109","author":[{"given":"Angada B.","family":"Sachid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh A.","family":"Thakker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitanya","family":"Sathe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maryam Shojaei","family":"Baghini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh K.","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. Ramgopal","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahesh B.","family":"Patil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2002.1013886"},{"year":"0","key":"ref11"},{"key":"ref12","first-page":"176","article-title":"Extraction of Compact Model Parameters for ULSI MOSFETs using Genetic Algorithm","author":"watts","year":"1999","journal-title":"Proc of Intl Conf of Modeling and Simulation of Microsystems"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1219","DOI":"10.1109\/T-ED.1983.21278","article-title":"general optimization and extraction of ic device model parameters","volume":"30","author":"doganis","year":"1983","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/T-ED.1983.21277","article-title":"an optimal parameter extraction program for mosfet models","volume":"30","author":"yang","year":"1983","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.3185"},{"article-title":"Genetic Algorithm in Search, Optimization and Machine Learning","year":"1989","author":"goldberg","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2008.07.001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2035934"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796661"},{"key":"ref27","article-title":"The Junction Challenges in the FinFET Device","author":"lenoble","year":"2006","journal-title":"International Workshop on Junction Technology"},{"key":"ref3","first-page":"1","article-title":"Double-Gate Strained-Ge Heterostructure Tunnel FET (TFET) with Record High Drive Currents and <60 mV\/dec Subthreshold Slope","author":"krishnamohan","year":"2008","journal-title":"Proc of IEDM"},{"year":"0","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346954"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810273"},{"key":"ref8","first-page":"165","article-title":"A New Analog\/Digital Model for Sub-Half Micron MOSFETs","author":"skotnicki","year":"1994","journal-title":"Proc of IEDM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339712"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.871842"},{"year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175829"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(99)00220-8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.902216"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796790"},{"year":"2005","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1030"},{"key":"ref26","first-page":"613","article-title":"Pragmatic Design of Nanoscale Multi-Gate CMOS","author":"fossum","year":"2004","journal-title":"Proc of IEDM"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.838448"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450499.pdf?arnumber=5450499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T07:19:37Z","timestamp":1497856777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450499","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}