{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:45:15Z","timestamp":1725785115830},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450501","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"683-688","source":"Crossref","is-referenced-by-count":3,"title":["Layout-aware Illinois Scan design for high fault coverage coverage"],"prefix":"10.1109","author":[{"given":"S.","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"J.","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"D. K.","family":"Pradhan","sequence":"additional","affiliation":[]},{"given":"S. P.","family":"Mohanty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998300"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261016"},{"key":"ref13","first-page":"857","article-title":"Routing-aware scan chain ordering","author":"gupta","year":"2003","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041831"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159761"},{"article-title":"Introduction to Graph Theory","year":"2005","author":"west","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.39"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403486"},{"key":"ref6","first-page":"78","article-title":"Functional Illinois scan design at RTL","author":"ko","year":"2004","journal-title":"Proc IEEE International Conference on Computer Design VLSI in Computers and Processors"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197628"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339525"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/VTEST.2004.1299266","article-title":"Designing reconfigurable multiple scan chains for systems-on-chip","author":"quasemand","year":"2004","journal-title":"Proc IEEE VLSI Test Symposium"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011104"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450501.pdf?arnumber=5450501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:37Z","timestamp":1497842377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450501","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}