{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:38:40Z","timestamp":1729611520446,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450503","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"697-704","source":"Crossref","is-referenced-by-count":13,"title":["Multiplexed trace signal selection using non-trivial implication-based correlation"],"prefix":"10.1109","author":[{"given":"Sandesh","family":"Prabhakar","sequence":"first","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1405795"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.186"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/ICVD.2001.902656","article-title":"A graph traversal based framework for sequential logic implication with an application to c-cycle redundancy identification","author":"zhao","year":"2001","journal-title":"Proc IEEE VLSI Design Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.88"},{"key":"ref3","first-page":"755","article-title":"Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs","author":"ko","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583986"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270905"},{"key":"ref8","article-title":"On-chip debugging-Built-in logic analyzers on your FPGA","volume":"2","author":"morris","year":"2004","journal-title":"J FPGA Structured ASIC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref2","first-page":"285","article-title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","author":"ko","year":"2009","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.157"},{"key":"ref1","article-title":"Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation","author":"liu","year":"2009","journal-title":"Proc IEEE DATE"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450503.pdf?arnumber=5450503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:36Z","timestamp":1497842376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450503","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}