{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:20:09Z","timestamp":1762251609839,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450513","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"598-605","source":"Crossref","is-referenced-by-count":4,"title":["Yield improvement of 3D ICs in the presence of defects in through signal vias"],"prefix":"10.1109","author":[{"given":"Rajeev K.","family":"Nain","sequence":"first","affiliation":[]},{"given":"Shantesh","family":"Pinge","sequence":"additional","affiliation":[]},{"given":"Malgorzata","family":"Chrzanowska-Jeske","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645677"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834712"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2005.1553084"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/38\/1\/013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"500","DOI":"10.1109\/16.661220","article-title":"A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)–Part II: Applications to Clock Frequency, Power Dissipation, and Chip Size Estimation","volume":"45","author":"davis","year":"1998","journal-title":"IEEE Trans on Electron Devices"},{"article-title":"Circuits, Interconnections, and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref17"},{"article-title":"CMOS VLSI Design – A Circuits and Systems Perspective","year":"2005","author":"weste","key":"ref18"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref3","article-title":"3-D: It All Comes Down to Cost","author":"smith","year":"2007","journal-title":"3-D Architectures for Semiconductor Integration and Packaging"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397269"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2006.883587"},{"key":"ref7","article-title":"Modeling Thermal Stresses of Copper interconnects in 3D IC Structures","author":"bentz","year":"2005","journal-title":"Proc COMSOL Multiphysics User's Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346786"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1194993"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450513.pdf?arnumber=5450513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:35Z","timestamp":1497842375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450513","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}