{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:35:20Z","timestamp":1725485720236},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450516","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"577-581","source":"Crossref","is-referenced-by-count":3,"title":["Slack-based approach for peak power reduction during transition fault testing"],"prefix":"10.1109","author":[{"given":"Manu","family":"Baby","sequence":"first","affiliation":[]},{"given":"Vijay","family":"Sarathi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700573"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMI.2007.4351162"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342179"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183362"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/DFTVS.2002.1173510","article-title":"Inserting test points to control peak power during scan testing","author":"sankaralingam","year":"2002","journal-title":"Defect and Fault Tolerance in VLSI Systems 2002 DFT 2002 Proceedings 17th IEEE International Symposium"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.36"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.54"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700574"},{"year":"2007","author":"galivanche","key":"ref19"},{"key":"ref4","article-title":"Test Strategies for Low Power Devices","author":"ravikumar","year":"2008","journal-title":"Design Automation and Test in Europe"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"year":"0","key":"ref6","article-title":"TetraMAX ATPG User Guide"},{"key":"ref5","article-title":"Advanced Design for Test Implementation Using SNPS DW Components and Galaxy Test","author":"baby","year":"0","journal-title":"SNUG Europe 2008"},{"year":"0","key":"ref8","article-title":"PrimeTime SI & PX User Guide"},{"year":"0","key":"ref7","article-title":"DFT Compiler User Guide"},{"key":"ref2","article-title":"A case study of irdrop in structured at-speed testing","author":"saxena","year":"2003","journal-title":"International Test Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708693"},{"key":"ref9","article-title":"Cadence Design Systems","author":"jackson","year":"2008","journal-title":"EE-Evaluation Engineering"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855293"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450516.pdf?arnumber=5450516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:34Z","timestamp":1497842374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450516\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450516","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}