{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:47:24Z","timestamp":1761662844770},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450536","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"468-471","source":"Crossref","is-referenced-by-count":14,"title":["New SRAM design using body bias technique for ultra low power applications"],"prefix":"10.1109","author":[{"given":"Farshad","family":"Moradi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dag T.","family":"Wisland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Mahmoodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yngvar","family":"Berg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tuan Vu Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356656"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672109"},{"key":"ref6","first-page":"628","article-title":"A 256kb Subthreshold SRAM in 65nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref7","first-page":"478","article-title":"A read-static-noise-margin- free SRAM cell for low- Vddand high-speed applications","author":"takeda","year":"2005","journal-title":"IEEE ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/313817.313874","article-title":"Ultra-low power digital subthreshold logic circuits","author":"soeleman","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450536.pdf?arnumber=5450536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:19:34Z","timestamp":1497842374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450536\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450536","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}