{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:01:07Z","timestamp":1729616467973,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450551","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"372-379","source":"Crossref","is-referenced-by-count":0,"title":["Design of low-power variation tolerant signal processing systems with adaptive finite word-length configuration"],"prefix":"10.1109","author":[{"family":"Yang Liu","sequence":"first","affiliation":[]},{"family":"Jibang Liu","sequence":"additional","affiliation":[]},{"family":"Tong Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.1990.138203"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"ref11"},{"year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"journal-title":"Discrete-Time Signal Processing","year":"1999","author":"oppenheim","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/18.485714","article-title":"Iterative decoding of binary block and convolutional codes","volume":"42","author":"hagenauer","year":"1996","journal-title":"IEEE Trans Inform Theory"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.37"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2003.809247"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/49.661114"},{"key":"ref4","first-page":"249","article-title":"At-speed testing of ASICs","author":"gauthron","year":"1991","journal-title":"Proc of VLSI Test Symposium"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538752"},{"key":"ref6","first-page":"61","article-title":"At-speed test for path delay faults using practical techniques","author":"qiu","year":"2004","journal-title":"Proc IEEE Int Workshop Current and Defect-Based Testing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297686"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1976.1084254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871537"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1977.1162971"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450551.pdf?arnumber=5450551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T07:19:38Z","timestamp":1497856778000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450551","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}