{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:02:09Z","timestamp":1725613329455},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450554","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"347-355","source":"Crossref","is-referenced-by-count":19,"title":["Die-level leakage power analysis of FinFET circuits considering process variations"],"prefix":"10.1109","author":[{"given":"Prateek","family":"Mishra","sequence":"first","affiliation":[]},{"given":"Ajay N.","family":"Bhoj","sequence":"additional","affiliation":[]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1093\/imanum\/22.3.329"},{"key":"ref10","first-page":"211","article-title":"Power optimization for FinFET based circuits using genetic algorithms","author":"ouyang","year":"2008","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909809"},{"key":"ref15","first-page":"747","article-title":"The effect of process variation on device temperatures in FinFET circuits","author":"choi","year":"2007","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871530"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560162"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.030"},{"key":"ref28","first-page":"791","article-title":"Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits","author":"bhardwaj","year":"2006","journal-title":"Proc Design Automation Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413127"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391582"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.856191"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref7","first-page":"175","article-title":"High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise","author":"tawfik","year":"2007","journal-title":"Proc Int Conf Microelectronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.856184"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585795"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339727"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.79"},{"key":"ref21","article-title":"HSPICE","author":"sentaurus","year":"0","journal-title":"Design Compiler Manual"},{"key":"ref24","article-title":"Design and evaluation of mixed 3T-4T FinFET stacks for leakage reduction","author":"agostinelli","year":"2008","journal-title":"Proc Int'l Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.822661"},{"key":"ref26","first-page":"522","article-title":"The Timberwolf placement and routing package","author":"sechen","year":"1984","journal-title":"Proc Custom Integrated Circuits Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585789"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450554.pdf?arnumber=5450554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:58:23Z","timestamp":1489852703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450554","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}