{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T20:53:35Z","timestamp":1775595215399,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770715","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["3D Stacked IC layout considering bond pad density and doubling for manufacturing yield improvement"],"prefix":"10.1109","author":[{"given":"Ding-Ming","family":"Kwai","sequence":"first","affiliation":[{"name":"Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan"}]},{"given":"Chang-Tzu","family":"Lin","sequence":"additional","affiliation":[{"name":"Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-76534-1_6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388565"},{"key":"ref10","article-title":"Semiconductor device having back side redistribution layer accessed using through-silicon vias, methods","author":"jackson","year":"0"},{"key":"ref6","first-page":"1225","article-title":"Via assignment algorithm for hierarchical 3-D placement","author":"yan","year":"2005","journal-title":"Proc Int Conf Communications Circuits and Systems"},{"key":"ref11","first-page":"544","article-title":"A clamped through silicon via (TSV) interconnection for stacked chip bonding using metal cap on pad and metal column forming in via","author":"shen","year":"2008","journal-title":"Proc 58th Electronic Components and Technology Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.07.030"},{"key":"ref12","first-page":"752003?01","article-title":"3D integration opportunities, issues, and solutions: a designer's perspective","volume":"7520","author":"kwai","year":"2009","journal-title":"Proc SPIE Lithography Asia"},{"key":"ref8","author":"wong","year":"2009","journal-title":"Nano-CMOS Design for Manufacturability RebustCircuit and Physical Design for Sub-65 nm Technology Nodes"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref9","first-page":"187","article-title":"CAD reference flow for 3D via-last integrated circuits","author":"lin","year":"2010","journal-title":"Proc 15th Asia and South Pacific Design Automation Conf"},{"key":"ref1","first-page":"70","article-title":"TSV and 3D wafer bonding technologies for advanced stacking system and application at ITRI","author":"lo","year":"2009","journal-title":"Dig Tech Papers Symp VLSI Technology"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2011,3,14]]},"end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770715.pdf?arnumber=5770715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T19:56:38Z","timestamp":1775591798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5770715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770715","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}