{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:56:17Z","timestamp":1725476177623},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770717","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["SCPlace: A statistical slack-assignment based constructive placer"],"prefix":"10.1109","author":[{"given":"Evriklis","family":"Kounalakis","sequence":"first","affiliation":[]},{"given":"Christos P.","family":"Sotiriou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Benchmarks","year":"2005","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1179461.1179464"},{"key":"ref12","article-title":"Algorithms for Backplace Formation","author":"kurtzberg","year":"1965","journal-title":"Microelectronics in Large Systems"},{"key":"ref13","first-page":"844","article-title":"Defining Statistical Sensitivity for Timing Optimization of logic Circuits with Large-Scale Process and Environmental Variations","author":"li","year":"2005","journal-title":"Proceedings of the IEEE International Conference on Computer-Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.31546"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913295"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055184"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896319"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.22"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055191"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"year":"0","author":"placer","key":"ref3"},{"journal-title":"ECSM Model","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000252"},{"journal-title":"GNU Octave","year":"0","key":"ref8"},{"journal-title":"GLPK solver","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref9","first-page":"88","article-title":"Circuit Placement for Predictable Performance","author":"hauge","year":"1987","journal-title":"Proceedings of the IEEE International Conference on Computer-Aided Design"},{"key":"ref20","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref21","first-page":"177","article-title":"Timing-driven Placement using Design Hierarchy Guided Constraint Generation","author":"yang","year":"2002","journal-title":"Proceedings of the IEEE International Conference on Computer-Aided Design"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770717.pdf?arnumber=5770717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:50:54Z","timestamp":1490082654000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770717\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770717","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}