{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:44:58Z","timestamp":1729662298459,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770719","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Novel and efficient min cut based voltage assignment in gate level"],"prefix":"10.1109","author":[{"given":"Tao","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheqin","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ou","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"158","article-title":"Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization","author":"nguyen","year":"2003","journal-title":"ISLPED ‘03 Proceedings of the 2003 international symposium on Low power electronics and design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118499"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/48014.61051"},{"key":"ref15","article-title":"Sis: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERL M92\/41 EECS Department"},{"key":"ref16","first-page":"109","article-title":"System-level performance modeling with bacpac – berkerley advanced chip performance calculator","author":"sylvester","year":"0","journal-title":"International Workshop on System Level Interconnect Prediction SLIP"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123036"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833667"},{"year":"0","key":"ref19"},{"key":"ref4","first-page":"490","article-title":"Static power optimization of deep sub micron cmos circuits for dual vt technology","author":"wang","year":"1998","journal-title":"ICCAD ‘98 Proceedings of the 1998 International Conference on Computer-Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.953496"},{"key":"ref6","first-page":"728","article-title":"Optimal voltage assignment approach for low power using ilp","volume":"7","author":"lin","year":"2008","journal-title":"WSEAS Trans Cir and Sys"},{"key":"ref5","first-page":"1","article-title":"Network flow-based power optimization under timing constraints in msv-driven floorplanning","author":"ma","year":"2008","journal-title":"ICCAD ‘08 Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"key":"ref7","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898650"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/1013235.1013287","article-title":"A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems","author":"kulkarni","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195048"},{"year":"0","key":"ref20"},{"year":"0","key":"ref21"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770719.pdf?arnumber=5770719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T01:39:57Z","timestamp":1637717997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770719","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}