{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:21:24Z","timestamp":1725632484349},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770722","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Constraint generation for software-based post-silicon bug masking with scalable resynthesis technique for constraint optimization"],"prefix":"10.1109","author":[{"given":"Chia-Wei","family":"Chang","sequence":"first","affiliation":[]},{"given":"Hong-Zu","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Kai-Hui","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Jie-Hong Roland","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chiu-Han","family":"Hsiao","sequence":"additional","affiliation":[]},{"given":"Sy-Yen","family":"Kuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122473"},{"key":"ref11","first-page":"1","article-title":"Interpolation and SAT-Based Model Checking","author":"mcmillan","year":"2003","journal-title":"LNCS 2725"},{"key":"ref12","first-page":"358","article-title":"SAT-Based Logic Optimization and Resynthesis","author":"mishchenko","year":"2007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.2307\/2275583"},{"key":"ref15","article-title":"Fault-Tolerant Computing","author":"rennels","year":"1999","journal-title":"Encyclopedia of Computer Science"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364684"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569635"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.856972"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2307\/2963593"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419784"},{"article-title":"Computer Architecture: A Quantitative Approach, 2nd edition","year":"1996","author":"hennessy","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-008-0051-z"},{"key":"ref8","first-page":"256","article-title":"On Automated Trigger Event Generation in Post-Silicon Validation","author":"ko","year":"2008"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687544"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1754405.1754411"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654209"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.35"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"},{"journal-title":"Avery Design Systems Inc","year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229206"},{"journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification","year":"0","key":"ref24"},{"journal-title":"Bug UnderGround","year":"0","key":"ref23"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770722.pdf?arnumber=5770722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:43:42Z","timestamp":1490064222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770722","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}