{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:16:18Z","timestamp":1730276178790,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770727","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Integrated circuit-architectural framework for PSN aware floorplanning in microprocessors"],"prefix":"10.1109","author":[{"given":"Mandar","family":"Padmawar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.782563"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.924055"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280915"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008255029409"},{"article-title":"Dynamic power-performance adaptation of parallel computation on chip multiprocessors","year":"2006","author":"li","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.5"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358085"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878270"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.974140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896519"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599458"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"ref8","first-page":"578","article-title":"Simultaneous power supply planning and noise avoidance in floorplan design. Computer-Aided Design of Integrated Circuits and Systems","author":"chen","year":"2005","journal-title":"IEEE Transactions on"},{"key":"ref7","first-page":"2514","article-title":"Electrical and optical on-chip interconnects in scaled microprocessors","author":"chen","year":"2005","journal-title":"ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.79"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"ref1","first-page":"35","article-title":"Analysis of ir-drop scaling with implications for deep submicron p\/g network designs","author":"ajami","year":"2003","journal-title":"Proceedings International Symposium on Quality Electronic Design ISQED-02"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.848085"},{"key":"ref24","first-page":"679","article-title":"Noise considerations in circuit optimization. Computer-Aided Design of Integrated Circuits and Systems","volume":"19","author":"visweswariah","year":"2000","journal-title":"IEEE Transactions on"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref26","first-page":"489","article-title":"Power supply noise aware floorplanning and decoupling capacitance placement","author":"zhao","year":"2002","journal-title":"ASP-DAC ‘02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855294"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770727.pdf?arnumber=5770727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:15:05Z","timestamp":1490080505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770727","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}