{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:59Z","timestamp":1747806779152,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770737","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Efficient directed test generation for validation of multicore architectures"],"prefix":"10.1109","author":[{"given":"Xiaoke","family":"Qin","sequence":"first","affiliation":[]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382542"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917418"},{"key":"ref12","first-page":"731","article-title":"Solving difficult SAT instances in the presence of symmetry","author":"aloul","year":"2002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776042"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996712"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/11513988_12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1132960.1132962"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"191","DOI":"10.3233\/SAT190022","article-title":"Decomposing SAT problems into connected components","volume":"2","author":"biere","year":"2006","journal-title":"Journal on Satisfiability Boolean Modeling and Computation"},{"year":"0","key":"ref18"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1145\/318774.318939","article-title":"Using model checking to generate tests from requirements specifications","volume":"24","author":"gargantini","year":"1999","journal-title":"ACM SIGSOFT Software Engineering Notes"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1023\/B:FORM.0000004785.67232.f8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268846"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0743-1066(93)90018-C"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011276507260"},{"key":"ref1","first-page":"193","article-title":"Symbolic model checking without BDDs","author":"biere","year":"0","journal-title":"Proc of TACAS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.72"},{"year":"0","key":"ref20"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770737.pdf?arnumber=5770737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,19]],"date-time":"2020-06-19T14:11:12Z","timestamp":1592575872000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770737","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}