{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:53:03Z","timestamp":1729626783527,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770740","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques"],"prefix":"10.1109","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Comparison of Two Verification Methods for Speculative Instruction Execution","author":"arons","year":"0","journal-title":"Proc Tools and Algorithms for the Construction and Analysis of Systems (TACAS)"},{"key":"ref11","article-title":"Verifying Advanced Microarchitectures that Support Speculation and Exceptions","author":"hosabettu","year":"2000","journal-title":"Computer-Aided Verification (CAV) LNCS 1855"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1007\/3-540-58179-0_44","article-title":"Automatic Verification of Pipelined microprocessor Control”, workshop on Computer-Aided Verification (CAV)","volume":"818","author":"burch","year":"1994","journal-title":"Lecture Notes in Computer Science"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/371282.371364"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998246"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/3-540-36126-X_9","article-title":"Modeling and Verification of Out-of-Order Microprocessors in UCLID","author":"lahiri","year":"2002","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167621"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2009.28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297680"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313257"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090937"},{"key":"ref8","article-title":"Combining Symbolic Model Checking with Uninterpreted Functions for out of order Microprocessor Verification","author":"berezin","year":"1998","journal-title":"Formal Methods in Computer-Aided Design (FMCAD) LNCS 1522"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.90"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1007\/3-540-44585-4_40","article-title":"Microarchitecture Verification by Compositional Model Checking","volume":"2102","author":"jhala","year":"2001","journal-title":"Computer-Aided Verification (CAV)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1145\/337292.337331","article-title":"Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Prediction","author":"velev","year":"0","journal-title":"Design Automation Conference (DAC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923234"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700568"},{"key":"ref24","first-page":"435","article-title":"Pipelined Microprocessors Optimization and Debugging","author":"alizadeh","year":"2010","journal-title":"International Symposium on Applied Reconfigurable Computing (ARC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419811"},{"key":"ref25","first-page":"106","article-title":"Modeling and Verifying Systems using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions","author":"bryant","year":"0","journal-title":"Proc Computer-Aided Verification (CAV)"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770740.pdf?arnumber=5770740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,7]],"date-time":"2024-04-07T01:42:20Z","timestamp":1712454140000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770740","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}