{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:25:37Z","timestamp":1757453137639,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770752","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Delay optimization considering power saving in dynamic CMOS circuits"],"prefix":"10.1109","author":[{"given":"Kumar","family":"Yelamarthi","sequence":"first","affiliation":[]},{"given":"Chien-In Henry","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479715"},{"key":"ref11","article-title":"A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic OR Gates","volume":"pp","author":"dadgour","year":"2009","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref12","first-page":"326","article-title":"TILOS: A Posynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"International Conf Computer Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"article-title":"Logical Effort: Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref14"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2004","author":"weste","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/264390"},{"key":"ref17","article-title":"The Count of Monte Carlo","author":"scheffer","year":"2004","journal-title":"ACM\/IEEE TAU Workshop"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878226"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.916341"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353643"},{"article-title":"Statistical Timing Analysis for Digital Circuit Design","year":"2005","author":"zhang","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065780"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0799"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382598"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770752.pdf?arnumber=5770752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:14:29Z","timestamp":1490080469000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770752","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}